

## Status of the Claims

What is claimed is:

5 1. (Currently Amended) A system for connection to at least one integrated circuit device on a wafer, comprising:

a system board having a bottom surface and a top surface, and a plurality of electrical conductors extending between said bottom surface and said top surface;

10 a substrate having a probe surface and a connector surface, said probe surface having a plurality of spring probe contact tips for connection to said at least one integrated circuit device, and a plurality of electrical connections extending through said substrate between each of said plurality of said spring probe contact tips and said connector surface;

15 a plurality of electrically conductive connections between each of said plurality of electrical connections on said connector surface of said substrate and each of said electrical conductors on said bottom surface of said system board;

20 ~~at least one interface module having comprising a first planar region at a first end and a second planar region which extends from said first end to a second end opposite said first end, each of said at least one interface module comprising a plurality of electrically conductive pads on a said first planar region, an interconnection link at said second end at least one of said electrically conductive pads connected to at least one interconnection region, and at least one link connected to at least one of said at least one interconnection region electrical connection extending from at least one of said electrically conductive pads to said interconnection link; and~~

25 means for ~~fixedly~~ holding each of said at least one interface module in relation to said system board, such that said plurality of electrically conductive pads on said first planar region ~~of each of said at least one interface module~~ contact at least one of said plurality of electrical conductors on said top surface of said system board, and wherein said second planar region of said interface module extends away from said system board.

30 2. (Original) The system of Claim 1, wherein said plurality of spring probe contact tips on said probe surface of said substrate are photolithographically patterned springs.

35 3. (Original) The system of Claim 1, wherein said plurality of electrically conductive connections between each of said plurality of electrical connections on said connector surface of said substrate and each of said electrical conductors on said bottom surface of said system board are flexible spring probes on said connector surface of said substrate.

4. (Original) The system of Claim 3, wherein said flexible spring probes on said connector surface of said substrate are photolithographically patterned springs.

5. (Withdrawn) The system of Claim 1, wherein said plurality of electrically conductive connections between each of said plurality of electrical connections on said connector surface of said substrate and each of said electrical conductors on said bottom surface of said system board are flexible spring probes on said bottom surface of said system board.

6. (Withdrawn) The system of Claim 5, wherein said flexible spring probes on said bottom surface of said system board are photolithographically patterned springs.

7. (Currently Amended) The system of Claim 1, wherein each of said at least one interface module ~~includes~~ comprises a circuit having a first surface and a second surface, and wherein said plurality of electrically conductive pads are located on said first surface.

8. (Currently Amended) The system of Claim 7, wherein said circuit ~~is~~ comprises a flexible circuit.

9. (Currently Amended) The system of Claim 7, wherein said circuit ~~is a semi-rigid circuit~~ comprises a circuit structure comprising a dielectric layer and opposing conductive layers on opposing sides of said dielectric layer, wherein said circuit structure is substantially rigid in regions of said dielectric layer where at least one of said conductive layers are located, and wherein said circuit structure is controllably flexible in regions of said dielectric layer where at least one of said conductive layers is controllably removed.

10. (Currently Amended) The system of Claim 7, wherein ~~each of said circuit interface modules is a rigid circuit~~ comprises an integrated module base extending from said first planar region to said interconnection link.

11. (Withdrawn) The system of Claim 1, further comprising:

an interposer substrate located between said connector surface of said substrate and said bottom surface of said system board, wherein said plurality of electrically conductive connections between each of said plurality of electrical connections on said connector surface of said substrate and each of said electrical conductors on said bottom surface of said system board are located within said interposer substrate.

12. (Currently Amended) The system of Claim 1, wherein each of said interface modules further comprising:

comprises at least one buss bar electrically connected to ~~at least one of said at least~~  
5 ~~one said interconnection region~~ interface module.

13. (Withdrawn) The system of Claim 12, further comprising:

at least one power control module located on said at least one interface module,  
each of said at least one power control module electrically connected between said at least  
10 one buss bar and at least one of said at least one said interconnection region.

14. (Withdrawn) The system of Claim 13, wherein said at least one power control module  
is in thermal contact with said at least one buss bar.

15. (Withdrawn) The system of Claim 12, further comprising:

at least one power control module located on said at least one buss bar, each of said  
at least one power control module electrically connected between said at least one buss  
bar and at least one of said at least one said interconnection region.

16. (Withdrawn) The system of Claim 15, wherein said at least one power control module  
is in thermal contact with said at least one buss bar.

17. (Withdrawn) The system of Claim 1, further comprising:

at least one lower substrate standoff fixedly attached to said probe surface of said  
25 substrate.

18. (Withdrawn) The system of Claim 1, further comprising:

a travel limit mechanism which limits perpendicular travel of said substrate in relation  
to said system board.

19. (Original) The system of Claim 1, wherein said substrate includes a plurality of holes  
defined therethrough between said probe surface and said connector surface, and wherein  
each of said plurality of electrical connections between each of said contact tips and each of  
said electrically conductive connections are electrically conductive vias located within each of  
35 said plurality of holes in said substrate.

20. (Original) The system of Claim 1, wherein said substrate is electrically insulative.
21. (Original) The system of Claim 1, wherein said substrate is dielectric.
- 5 22. (Original) The system of Claim 1, wherein said substrate is electrically conductive.
23. (Original) The system of Claim 1, wherein said substrate is comprised of a material having a similar thermal coefficient of expansion to said wafer.
- 10 24. (Currently Amended) The system of Claim 1, further comprising:  
an assembled component located on any of said probe surface and connector surface of said substrate.
- 15 25. (Withdrawn) The system of Claim 24, wherein said assembled component is a passive component.
26. (Withdrawn) The system of Claim 25, wherein said passive assembled component is a capacitor.
- 20 27. (Withdrawn) The system of Claim 24, wherein said assembled component is an active component.
28. (Withdrawn) The system of Claim 1, further comprising:  
a component incorporated as a fabricated structure of said substrate.
- 25 29. (Withdrawn) The system of Claim 28, wherein said fabricated structure is a passive component.
- 30 30. (Withdrawn) The system of Claim 29, wherein said passive fabricated structure is a capacitor.
31. (Withdrawn) The system of Claim 28, wherein said fabricated structure is an active component.
- 35 32. (Original) The system of Claim 1, wherein said substrate comprises silicon.

33. (Currently Amended) A system for connection to at least one integrated circuit device on a wafer, comprising:

a substrate having a probe surface and a connector surface, said probe surface having a plurality of spring probe contact tips for connection to said at least one integrated circuit device, and a plurality of electrical connections extending through said substrate between each of said plurality of said contact tips and said connector surface;

at least one interface module having comprising a first planar region at a first end and a second planar region which extends from said first end to a second end opposite said first end, each of said at least one interface module comprising a plurality of electrically conductive pads on a said first planar region, an interconnection link at said second end at least one of said electrically conductive pads connected to at least one interconnection region, and at least one link connected to at least one of said at least said interconnection region electrical connection extending from at least one of said electrically conductive pads to said interconnection link; and

a plurality of electrically conductive connections between each of said plurality of electrical connections on said connector surface of said substrate and said plurality of electrically conductive pads located on said planar region of said at least one interface module; and

means for ~~fixedly~~ holding each of said at least one interface module in relation to said substrate, such that said plurality of electrically conductive pads on said first planar region of each of said at least one interface module contact at least one of said plurality of electrical connections on said connector surface of said substrate, and wherein said second planar region of said interface module extends away from said substrate.

34. (Original) The system of Claim 33, wherein said plurality of spring probe contact tips on said probe surface of said substrate are photolithographic springs.

35. (Original) The system of Claim 33, wherein said plurality of electrical connections on said connector surface of said substrate are flexible spring probes.

36. (Original) The system of Claim 35, wherein said flexible spring probes on said connector surface of said substrate are photolithographic springs.

37. (Currently Amended) The system of Claim 33, wherein each of said at least one interface module ~~includes~~ comprises a circuit having a first surface and a second surface, and wherein said plurality of electrically conductive pads are located on said first surface.

38. (Currently Amended) The system of Claim 37, wherein said circuit comprises is a flexible circuit.

39. (Currently Amended) The system of Claim ~~37~~ 33, wherein each said ~~circuit~~ interface module ~~is a semi-rigid circuit~~ comprises a circuit structure comprising a dielectric layer and opposing conductive layers on opposing sides of said dielectric layer, wherein said circuit structure is substantially rigid in regions of said dielectric layer where at least one of said conductive layers are located, and wherein said circuit structure is controllably flexible in regions of said dielectric layer where at least one of said conductive layers is controllably removed.

40. (Currently Amended) The system of Claim ~~37~~ 33, wherein each of said ~~circuit~~ interface modules is a rigid circuit .

41. (Currently Amended) The system of Claim 33, ~~further comprising:~~  
wherein each of said interface modules further comprises at least one buss bar electrically connected to at least one of said interface module at least one said interconnection region.

42. (Withdrawn) The system of Claim 41, further comprising:  
at least one power control module located on said at least one interface module, each of said at least one power control module electrically connected between said at least one buss bar and at least one of said at least one said interconnection region.

43. (Withdrawn) The system of Claim 42, wherein said at least one power control module is in thermal contact with said at least one buss bar.

44. (Withdrawn) The system of Claim 41, further comprising:

at least one power control module located on said at least one buss bar, each of said at least one power control module electrically connected between said at least one buss bar and at least one of said at least one said interconnection region.

5

45. (Withdrawn) The system of Claim 44, wherein said at least one power control module is in thermal contact with said at least one buss bar.

46. (Withdrawn) The system of Claim 33, further comprising:

10 at least one lower substrate standoff fixedly attached to said probe surface of said substrate.

47. (Withdrawn) The system of Claim 33, further comprising:

15 a travel limit mechanism which limits perpendicular travel of said substrate in relation to said at least one of said at least one interface module.

48. (Original) The system of Claim 33, wherein said substrate includes a plurality of holes defined therethrough between said probe surface and said connector surface, and wherein each of said plurality of electrical connections between each of said contact tips and each of  
20 said electrically conductive connections are electrically conductive vias located within each of said plurality of holes in said substrate.

49. (Original) The system of Claim 33, wherein said substrate is electrically insulative.

25 50. (Original) The system of Claim 33, wherein said substrate is dielectric.

51. (Original) The system of Claim 33, wherein said substrate is electrically conductive.

52. (Original) The system of Claim 33, wherein said substrate is comprised of a material  
30 having a similar thermal coefficient of expansion to said wafer.

53. (Withdrawn) The system of Claim 33, further comprising:

an assembled component located on said substrate.

35 54. (Withdrawn) The system of Claim 53, wherein said assembled component is a passive component.

55. (Withdrawn) The system of Claim 54, wherein said passive assembled component is a capacitor.

56. (Withdrawn) The system of Claim 53, wherein said assembled component is an active component.

57. (Withdrawn) The system of Claim 33, further comprising:  
a component incorporated as a fabricated structure of said substrate.

58. (Withdrawn) The system of Claim 57, wherein said fabricated structure is a passive component.

59. (Withdrawn) The system of Claim 58, wherein said passive fabricated structure is a capacitor.

60. (Withdrawn) The system of Claim 57, wherein said fabricated structure is an active component.

61. (Original) The system of Claim 33, wherein said substrate comprises silicon.

62. (Withdrawn) An interface module, comprising:  
an electrically insulative module base extending from a planar region;  
a plurality of electrically conductive pads located on said planar region of said electrically insulative module base;

a power control module in contact with said electrically insulative module base, and having at least one electrical connection to one of said plurality of electrically conductive pads; and

an electrical conductor in electrical contact and in thermal contact with said power control module, a portion of said electrical conductor extending from said electrically insulative module base.



63. (Withdrawn) The interface module of Claim 62, further comprising:  
a plurality of conductive traces connected to said plurality of electrically conductive pads located on said planar region and extending to a link connection.

5 64. (Withdrawn) The interface module of Claim 62, further comprising:  
at least one electronic component located on said electrically insulative module base;  
and  
at least one component trace connected between said least one electronic component and said link region.

10 65. (Withdrawn) The interface module of Claim 62, further comprising:  
at least one electronic component located on said electrically insulative module base;  
and  
at least one component trace connected between said least one electronic component and at least one of said plurality of electrically conductive pads located on said planar region.

15 66. (Withdrawn) The interface module of Claim 62, further comprising:  
at least one electronic component located on said electrically insulative module base;  
20 and  
at least one component trace connected between said least one electronic component and at least one of said plurality of electrically conductive pads located on said planar region.

25 67. (Withdrawn) The interface module of Claim 62, further comprising:  
a plurality of spring probes connected to said plurality of electrically conductive pads and extending from said planar region of said electrically insulative module base.

30 68. (Withdrawn) The interface module of Claim 67, wherein said plurality of spring probes are photolithographically patterned springs.

69. (Withdrawn) A process, comprising the steps of:

providing a substrate having a probe surface and a connector surface, said probe surface having a plurality of spring probe contact tips, and a plurality of electrical connections extending through said substrate between each of said plurality of said contact tips and said connector surface;

providing a wafer having a lower surface and an upper surface, and having a plurality of pads located on said upper surface;

attaching said wafer to a wafer carrier;

providing a carrier ring having a hollow portion defined therethrough;

attaching said substrate to said carrier ring, such that said substrate is generally located within said hollow portion of said carrier;

bringing said attached substrate and said attached wafer into alignment, such that said plurality of spring probe contact tips on said probe surface of said attached substrate are in alignment to said plurality of pads located on said upper surface of said wafer; and

moving said carrier ring and said wafer carrier into contact, such that said aligned plurality of spring probe contact tips on said probe surface of said attached substrate contact said aligned plurality of pads located on said upper surface of said wafer.

70. (Withdrawn) The process of Claim 69, wherein said step of attaching said wafer to said wafer carrier includes aligning said wafer to said wafer carrier.

71. (Withdrawn) The process of Claim 69, wherein said step of attaching said substrate to said carrier ring includes aligning said substrate to said carrier ring.

72. (Withdrawn) The process of Claim 69, wherein said alignment between said attached substrate and said attached wafer is an optical alignment.

73. (Withdrawn) The process of Claim 69, wherein said plurality of spring probe contact tips on said probe surface of said substrate are photolithographically patterned springs.

74. (Withdrawn) The process of Claim 69, wherein said plurality of electrical connections which extend to said connector surface on said substrate include flexible spring probes on said connector surface of said substrate.

75. (Withdrawn) The process of Claim 74, wherein said flexible spring probes on said connector surface of said substrate are photolithographically patterned springs.

76. (Withdrawn) The process of Claim 69, further comprising the step of:  
attaching said carrier ring to said wafer carrier.

5 77. (Withdrawn) The process of Claim 69, further comprising the steps of:  
proving a test structure having a bottom surface, and a plurality of electrical  
conductors located on said bottom surface;  
bringing said test structure and said carrier ring into alignment, such that said plurality  
of electrical conductors located on said bottom surface of said test structure are in alignment  
10 to said plurality of electrical connections on said connector surface of said substrate; and  
moving said aligned test structure and said carrier ring, such that said aligned plurality  
of electrical conductors located on said bottom surface of said test structure contact said  
aligned plurality of electrical connections on said connector surface of said substrate.

15 78. (Withdrawn) The process of Claim 77, wherein said alignment between said test  
structure and said carrier ring is a mechanical alignment.

79. (New) A system for connection to at least one integrated circuit device on a wafer,  
comprising:

20 a substrate having a probe surface and a connector surface, said probe surface  
having an array of spring probes for connection to said at least one integrated circuit, and  
said connector surface having an array of electrical contacts, wherein said spring probes are  
electrically connected through said substrate to said electrical contacts;

a system board having a matrix of electrical conductors extending between a top  
25 surface and a bottom surface; and

means for holding said substrate in relation to said system board such that said  
electrical contacts on said connector surface of said substrate are brought into electrical  
connection with said electrical conductors on said bottom surface of said system board;

at least one interface module comprising a first planar region at a first end on which is  
30 disposed a matrix of electrically conductive pads and a second planar region extending  
from said first end to a second end opposite the first end, an interconnection link at said  
second end, and at least one electrical connection between said electrically conductive pads  
and said interconnection link; and

means for holding each of said at least one interface module in relation to said  
35 system board, such that said electrically conductive pads on said first planar region are  
brought into electrical connection with said electrical conductors on said top surface of said

system board, and wherein said second planar region of said interface module extends away from said system board.

5 80. (New) The system of Claim 79, wherein said plurality of spring probe contact tips on said probe surface of said substrate are photolithographically patterned springs.

10 81. (New) The system of Claim 79, wherein said plurality of electrically conductive connections between each of said plurality of electrical connections on said connector surface of said substrate and each of said electrical conductors on said bottom surface of said system board are flexible spring probes on said connector surface of said substrate.

82. (New) The system of Claim 81, wherein said flexible spring probes on said connector surface of said substrate are photolithographically patterned springs.

15 83. (New) The system of Claim 79, wherein each of said at least one interface module comprises a circuit having a first surface and a second surface, and wherein said plurality of electrically conductive pads are located on said first surface.

20 84. (New) The system of Claim 83, wherein said circuit comprises a flexible circuit.

85. (New) The system of Claim 83, wherein said circuit comprises a circuit structure comprising a dielectric layer and opposing conductive layers on opposing sides of said dielectric layer, wherein said circuit structure is substantially rigid in regions of said dielectric layer where at least one of said conductive layers are located, and wherein said circuit structure is controllably flexible in regions of said dielectric layer where at least one of said conductive layers is controllably removed.

30 86. (New) The system of Claim 79, wherein each of said interface modules comprises an integrated module base extending from said first planar region to said interconnection link.

87. (New) The system of Claim 79, wherein each of said interface modules further comprises at least one buss bar electrically connected to said interface module.

35 88. (New) The system of Claim 79, wherein said substrate includes a plurality of holes defined therethrough between said probe surface and said connector surface, and wherein each of said plurality of electrical connections between each of said contact tips and each of

said electrically conductive connections are electrically conductive vias located within each of said plurality of holes in said substrate.

89. (New) The system of Claim 79, wherein said substrate is electrically insulative.

5

90. (New) The system of Claim 79, wherein said substrate is dielectric.

91. (New) The system of Claim 79, wherein said substrate is electrically conductive.

10 92. (New) The system of Claim 79, wherein said substrate is comprised of a material having a similar thermal coefficient of expansion to said wafer.

93. (New) The system of Claim 79, further comprising:

15 an assembled component located on any of said probe surface and connector surface of said substrate.

94. (New) The system of Claim 79, wherein said substrate comprises silicon.

20 95. (New) A system for connection to at least one integrated circuit device on a wafer, comprising:

a substrate having a probe surface and a connector surface, said probe surface having an array of spring probes for connection to said at least one integrated circuit, and said connector surface having an array of electrical contacts, wherein said spring probes are electrically connected through said substrate to said electrical contacts;

25 at least one interface module comprising a first planar region at a first end on which is disposed a matrix of electrically conductive pads and a second planar region extending from said first end to a second end opposite the first end, an interconnection link at said second end, and at least one electrical connection between said electrically conductive pads and said interconnection link; and

30 means for holding each of said at least one interface module in relation to said substrate, such that said electrically conductive pads on said first planar region are brought into electrical connection with said electrical contacts on said connector surface of said substrate, and wherein said second planar region of said interface module extends away from said substrate.

35

96. (New) The system of Claim 95, wherein said plurality of spring probe contact tips on said probe surface of said substrate are photolithographic springs.

5 97. (New) The system of Claim 95, wherein said plurality of electrical connections on said connector surface of said substrate are flexible spring probes.

98. (New) The system of Claim 95, wherein said flexible spring probes on said connector surface of said substrate are photolithographic springs.

10 99. (New) The system of Claim 95, wherein each of said at least one interface module comprises a circuit having a first surface and a second surface, and wherein said plurality of electrically conductive pads are located on said first surface.

15 100. (New) The system of Claim 99, wherein said circuit comprises a flexible circuit.

101. (New) The system of Claim 95, wherein each of said interface modules comprises a circuit structure comprising a dielectric layer and opposing conductive layers on opposing sides of said dielectric layer, wherein said circuit structure is substantially rigid in regions of said dielectric layer where at least one of said conductive layers are located, and wherein  
20 said circuit structure is controllably flexible in regions of said dielectric layer where at least one of said conductive layers is controllably removed.

102. (New) The system of Claim 95, wherein each of said interface modules comprises a rigid circuit .  
25

103. (New) The system of Claim 95, further comprising:

wherein each of said interface modules further comprises at least one buss bar electrically connected to said interface module.

30 104. (New) The system of Claim 95, wherein said substrate is electrically insulative.

105. (New) The system of Claim 95, wherein said substrate is dielectric.

106. (New) The system of Claim 95, wherein said substrate is electrically conductive.  
35

107. (New) The system of Claim 95, wherein said substrate is comprised of a material having a similar thermal coefficient of expansion to said wafer.

108. (New) The system of Claim 95, wherein said substrate comprises silicon.